



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/760,292	01/21/2004	Naofumi Ohashi	501.37370CC4	9846

20457 7590 09/19/2005

ANTONELLI, TERRY, STOUT & KRAUS, LLP
1300 NORTH SEVENTEENTH STREET
SUITE 1800
ARLINGTON, VA 22209-3873

EXAMINER

NGUYEN, HA T

ART UNIT PAPER NUMBER

2812

DATE MAILED: 09/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/760,292

Applicant(s)

OHASHI ET AL.

Examiner

Ha T. Nguyen

Art Unit

2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 22 July 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 2-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 2-23 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____.
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

DETAILED ACTION

1a. Applicants' Amendment and Response to the Office Action mailed April 22, 2005 has been entered and made of record .

Claim Rejections - 35 USC, § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103 and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 2-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Edelstein et al. (USPN 6153043, hereinafter "Edelstein") in view of Hideaki (Hei 7-135192).

Referring to Figs. 1-4 and related text, Edelstein discloses [Re claim 2] a process for manufacturing a semiconductor integrated circuit device, comprising the steps of: (a) forming a metal layer including copper as its principal component over an insulating film over a first major surface of a wafer, the insulating film having a wiring groove pattern; (b) removing the metal layer outside the wiring groove pattern by a chemical mechanical polishing method so as to leave the metal layer in the wiring groove pattern, said removing being performed in a chemical mechanical polishing section of a single wafer processing apparatus; (c) after step (b), transferring the wafer to a post cleaning section of the wafer processing apparatus; (d)

performing scrub or brush cleaning to the first major surface of the wafer with a liquid chemical or pure water in the post cleaning section; and (e) after step (d), making the first major surface of the wafer dry, wherein the single wafer processing apparatus has a light shielding structure enclosing the post cleaning section; [Re claims 4 and 9] wherein the metal layer left in the wiring groove pattern in step (b) constitutes a portion of a metal wiring of a dual damascene wiring; [Re claim 8] wherein step (a) includes the substep of: (i) forming the metal layer including copper as its principal component over an upper surface of the insulating film and inside the wiring groove pattern; [Re claim 9] wherein the metal layer left in the wiring groove pattern in step (b) constitutes a portion of a metal wiring of a dual damascene wiring; [Re claim 10] wherein the surface of the metal layer left in the wiring groove pattern of the first major surface of the wafer is kept wet from the end of step (b) to the end of step (d); [Re claims 11-12] wherein the light shielding structure includes a light shielding sheet (See col. 6, lines 34-57). But it fails to disclose expressly transferring the wafer while keeping a surface of the metal layer left in the wiring groove pattern of the first major surface of the wafer wet with moving water and the light shielding structure is between the chemical mechanical polishing section and the post cleaning section. However, the missing limitations are well known in the art because Hideaki discloses the use of wet wafer transfer, note that after the CMP process the surface of the metal layer left in the wiring groove pattern is exposed to wet transfer environment ; [Re claim 3] wherein the moving water is a water shower; [Re claim 5] wherein step (d) is performed prior to a substantial progress of corrosion of the surface of the metal layer left in the wiring groove pattern.; [Re claim 6] wherein the surface of the metal layer left in the wiring groove pattern of the first major surface of the wafer is kept wet from the end of step (b) to the end of step (d); [Re claim 7] wherein the moving water is a pure water shower (see page 12, 2nd full par.-p. 14). The combined teaching of Edelstein and Hideaki does not disclose the metal layer is deposited by electroplating and the light shielding structure is between the chemical mechanical polishing section and the post cleaning section. However, the examiner takes Official Notice that it is well known in the art that Cu is deposited by electroplating to reduce cost and improve metal quality. Besides, since the negative effect of light happens mainly in the post cleaning step since during CMP the wafer is hidden from light by the polishing pad and wafer holder, it would have been obvious to not enclose the mechanical polishing section within the shielding structure, in other words the

shielding structure is between the chemical mechanical polishing section and the post cleaning section. A person of ordinary skill is motivated to modify Edelstein with Hideaki to obtain device with wiring of better quality and reliability.

[Re claim 13] The combined teaching of Edelstein and Hideaki discloses process for manufacturing a semiconductor integrated circuit device, comprising the steps of: (a) forming a metal layer over an insulating film over a first major surface of a wafer, the insulating film having first and second wiring groove patterns; (b) removing the metal layer outside the first and second wiring groove patterns by a chemical mechanical polishing method so as to leave the metal layer in the first and second wiring groove patterns and thereby electrically dividing metal wiring members inside the first and second wiring groove patterns, said removing being performed in a chemical mechanical polishing section of a single wafer processing apparatus; (c) after step (b), transferring the wafer to a post cleaning section of the single wafer processing apparatus, while keeping the surface of the metal layer left in the wiring groove pattern of the first major surface of the wafer wet with moving water; (d) performing scrub or brush cleaning to the first major surface of the wafer with a liquid chemical or pure water in the post cleaning section; and (e) after step (d), making the first major surface of the wafer dry, wherein the single wafer processing apparatus has a light shielding structure enclosing the post cleaning section and between the chemical mechanical polishing section and the post cleaning section; [Re claim 14] wherein the moving water is a water shower; [Re claim 15] wherein portions of the metal layer left inside the first and second wiring groove patterns in step (b) constitute portions of metal wiring members of a dual damascene wiring; [Re claims 16 and 20] wherein step (d) is performed prior to a substantial progress of corrosion of the surface of the metal layer left in the first and second wiring groove patterns; [Re claims 17 and 21] wherein the surface of the metal layer left in the first and second wiring groove patterns of the first major surface of the wafer is kept wet from the end of step (b) to the end of step (d); [Re claim 18] wherein the moving water is a pure water shower; [Re claim 19] wherein portions of the metal layer left inside the first and second wiring groove patterns in step (b) constitute portions of metal wiring members of a dual damascene wiring, as shown above.

Therefore, it would have been obvious to combine Edelstein with Hideaki to obtain the invention as specified in claims 2-21.

3a. Claims 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Edelstein in view of Hideaki, as applied above, and further in view Hudson (USPN 5972792).

The combined teaching of Edelstein and Hideaki discloses substantially the limitations of claims 22 and 23, as shown above.

But it fails to disclose expressly the use of an abrasive grain-free CMP.

However, the missing limitation is well known in the art because Hudson discloses this feature (See abstract).

A person of ordinary skill is motivated to modify Edelstein and Hideaki with Hudson to obtain cleaner device .

Therefore, it would have been obvious to combine Edelstein and Hideaki with Hudson to obtain the invention as specified in claims 22 and 23.

Response to Amendment

3. In view of Applicants' filing of a Terminal Disclaimer on July 22, 2005 the Double Patenting of claims 2-6 has been withdrawn.

Applicant' s arguments with regard to the rejections under 35 U.S.C. 103 have been fully considered, but they are not deemed to be persuasive for at least the following reasons.

Applicants argued that Edelstein does not disclose a process including both the light shielding structure, in a single wafer processing apparatus ...together with the transfer of the wafer to the post cleaning section after the CMP process while keeping the surface of the metal layer left in the wiring groove patterns wet with moving water. The examiner disagreed, note that applicants' arguments are largely directed to what the cited references teach individually. However, it is axiomatic that one cannot show nonobviousness by attacking references individually where the rejection, as here, is based on a combination of references. *In re Young*, 403 F.2d 754, 159 USPQ 725 (CCPA 1968); *In re Keller*, 642 F.2d 413,208 USPQ 871 (CCPA 1981). For example, applicant argues that Edelstein does not disclose the transfer of the wafer to the post cleaning section after the CMP process while keeping the surface of the metal layer left in the wiring groove patterns wet with moving water as here claimed. However, Hideaki, not Edelstein, is employed in the rejection to show that feature of the claimed process. Note that

Art Unit: 2812

even though Edelstein does not expressly disclose a single wafer apparatus, however in the preferred process only one wafer is used (see Fig. 1 and col. 6, lines 48-57, col. 7, lines 40-64). Besides, the choice of a single wafer apparatus or multiple wafer apparatus depends on the quality and cost requirements. For obtaining better control and higher quality devices, a single wafer apparatus is conventionally used.

Applicant argued that Hideaki teaches a different reason for using a wet transfer than that of the instant invention. However the rationale for modifying a reference different from the applicants is permissible in establishing obviousness (see MPEP 2144 and cited cases therein). In the instant case, one would modify Edelstein to reduce particle level after a chemical mechanical polishing and at the same time prevent or at least reduce corrosion of the metal surface due to residual chemical from the CMP and from the oxidizing atmosphere.

Therefore, the combined teaching of Edelstein with the applied references does teach or make obvious all the limitations of the rejected claims 2-23.

Conclusion

4. The prior art relevant to the disclosure of this application and not being used in the rejections.

USPN 5226758 to Tanaka et al. for teaching the use of a single wafer polishing apparatus.

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP, 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for response to this final action is set to expire **THREE MONTHS** from the date of this action. In the event a first response is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event will the statutory period for response expire later than **SIX MONTHS** from the date of this final action.

Art Unit: 2812

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ha T. Nguyen whose telephone number is (571) 272-1678. The examiner can normally be reached on Monday-Friday from 8:30AM to 6:00PM, except the first Friday of each bi-week. The telephone number for Wednesday is (703) 560-0528.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt, can be reached on (571) 272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Ha Nguyen
Primary Examiner
9 -15 - 05